

Amendment

In response to the above mentioned Office action please amend the claims as follows:

CLEAN VERSION

In the Claims

Please amend the claims as follows:

1. (TWICE AMENDED) A method of fabrication of a 1T Static Random Access Memory (SRAM), comprising the steps of:

- Bi*
- Sub C1*
- a) forming a word line structure and a capacitor plate structure on a substrate;
 - (1) said capacitor plate structure comprised of a capacitor dielectric on said substrate and a conductive plate layer on said capacitor dielectric; said capacitor plate structure overlying a plate region of said substrate; said plate region and said conductive plate layer acting as plates of a capacitor;
 - b) implanting ions of a first conductivity type into said substrate forming a cell node region in said substrate between said word line structure and said capacitor plate structure; and forming a first bit line region in said substrate adjacent to said word line structure;
 - c) forming spacers on the sidewalls of said word line structure and said capacitor plate structure;
 - d) forming a mask pattern over said cell node;
 - e) implanting ions of a first conductivity type into said substrate to form a second bitline region; and not implanting ions into said cell node;
 - f) removing the mask pattern;
 - g) forming a dielectric layer over said substrate; and
 - h) forming a bitline contact to said second bitline region to form a 1T Static Random Access Memory.

8. (TWICE AMENDED) A method of fabrication of a 1T Static Random Access Memory

(SRAM), comprising the steps of :

- b2
- Auth C3
- a) forming a dielectric layer on a substrate;
forming a conductive layer on said dielectric layer;
patterning said conductive layer and said dielectric layer to form a word line structure and a capacitor plate structure on a substrate;
 - (1) said capacitor plate structure comprised of a capacitor dielectric on said substrate and a conductive plate layer on said capacitor dielectric; said capacitor plate structure overlying a plate region of said substrate; said plate region and said conductive plate layer acting as plates of a capacitor; said capacitor dielectric is comprised of said dielectric layer;
 - (2) said substrate is p doped and has a n-well under said word line structure and said capacitor plate structure, said N-well is doped with a second conductivity type impurity; second conductivity type impurity is an n-type impurity; said n-well has an impurity concentration between $1E17$ and $1E18$ atoms/cc;
 - b) implanting ions of a first conductivity type into said substrate forming a cell node region in said substrate between said word line structure and said capacitor plate structure; and forming a first bit line region in said substrate adjacent to said word line structure, said cell node region and said first bit line region do not intersect;
 - (1) said first bit line region and said cell node region have a p-type doping and have an impurity concentration between $1E18$ and $1E19$ atoms/cc,
 - c) forming spacers on the sidewalls of said word line structure and said capacitor plate structure;
 - d) forming a mask pattern over said cell node;

- B3
Word
- C3
Word
- e) implanting ions of a first conductivity type into said substrate to form a second bitline region; and not implanting ions into said cell node; said second bitline region has a concentration between $1E20$ and $1E21$ atom/cc;
 - f) removing the mask pattern;
 - g) forming a dielectric layer over said substrate; and
 - h) forming a bitline contact to said second bitline region to form a 1T Static

Random Access Memory.

Please cancel claim 15.

Please add claim 16.

16. A method of fabrication of a 1T Static Random Access Memory (SRAM), comprising the steps of:

- B3
Word
C4
- a) forming a dielectric layer on a substrate;
 - b) forming a conductive layer on said dielectric layer;
 - c) patterning said conductive layer and said dielectric layer to form a word line structure and a capacitor plate structure on a substrate;
 - (1) said capacitor plate structure comprised of a capacitor dielectric on said substrate and a conductive plate layer on said capacitor dielectric; said capacitor plate structure overlying a plate region of said substrate; said plate region and said conductive plate layer acting as plates of a capacitor; said capacitor dielectric is comprised of said dielectric layer;
 - d) implanting ions of a first conductivity type into said substrate forming a cell node region in said substrate between said word line structure and said capacitor plate structure; and forming a first bit line region in said substrate adjacent to said word line structure, said cell node region and said first bit line region do not intersect;
 - e) forming spacers on the sidewalls of said word line structure and said capacitor plate structure;
 - f) forming a mask pattern over said cell node;

- B3
cont
C4
cont.*
- g) implanting ions of a first conductivity type into said substrate to form a second bitline region; and not implanting ions into said cell node;
 - h) removing the mask pattern;
 - i) forming a dielectric layer over said substrate; and
 - j) forming a bitline contact to said second bitline region to form a 1T Static Random Access Memory.
-